

TOSHIBA

Leading Innovation >>>

M1CCL02-082
Oct., 2015
TOSHIBA

Toshiba UFS Memory Overview for LGMC

in Seoul, Korea
Oct. 22nd 2015

Memory Application Engineering Dept. I
Memory Division
Semiconductor & Storage Products Company
Toshiba Corporation


e-MMC™ is a trademark and a product category for a class of embedded memory products built to the joint JEDEC/MultiMediaCard Association (MMCA) MMC Standard specification.

© 2015 Toshiba Corporation



- **Comparison : UFS vs. e-MMC**
- **UFS Specific feature : UME (Unified Memory Extension)**
- **Toshiba UFS latest roadmap**

Memory I/F discussion



Toshiba's Current Portfolio

e-MMC is a DeFact Standard Memory for Mobile Applications such as Smartphone and Tablet. **UFS is a successor of e-MMC.**


		1Gb	2Gb	4Gb	1GB	2GB	4GB	8GB	16GB	32GB	64GB	128GB	256GB		
Embedded type	NAND I/F	SLC NAND													
		BENAND <i>on die ECC engine</i>													
				Smart NAND <i>Controller embedded / pseudo SLC partition supported</i>											
	HS-MMC I/F					e-MMC <i>Controller embedded / pseudo SLC partition supported</i>									
	UFS I/F						UFS <i>Controller embedded / pseudo SLC partition supported</i>								
	Next Gen. I/F										BGA type or ...				
Removable type	SATA I/F										SSD <i>Controller embedded</i>				
	SD I/F			SD Card / microSD Card <i>Controller embedded</i>											
	USB I/F				USB Memory <i>Controller embedded</i>										

JEDEC / MIPI standardization schedule

Toshiba has essential IP's (M-PHY, UniPro, NAND, Controller) for UFS development. We will expand and lead UFS memory market with these.

Standard Publication	2013				2014				2015				2016				2017				
	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	
M-PHY			3.0	HS-G3							4.0	HS-G4									
UniPro			1.6								1.8									HS-G4x2lane? New topology?	
UFS			2.0	HS-G3x2lane										2.1	FFU / Others					3.0	
e-MMC			5.0			5.01			5.1									5.2			

I/F Speed trend [MB/sec]



Toshiba's strategy

e-MMC : Keep supporting the customers, but no huge investment anymore.

UFS : Focusing on UFS development and following JEDEC standard and market.

New feature list for each standard ver.





Toshiba has essential IP's (M-PHY, UniPro, NAND, Controller) for UFS development.
 And move the development resource to UFS step-by-step.

e-MMC			
Ver.	5.0/5.01	5.1	5.2
Standard	JESD84-B50 / 50.1	JESD84-B51	tbd
Publication	Sep.'13 / Jul.'14 (Done)	Feb.'15	3Q'16(Not fixed yet)
Main New feature on consensus list	HS400 & Adding DS pin Product State Awareness Device Health Report Field FW update etc.	Command Queuing (Optional) Cache barrier RPMB Throughput Improvement(8KB) Enhanced Strobe at HS400 etc.	tbd Companies don't like to introduce the items which causes HW changes.
Main Proposal Under discussion	n/a	No other Proposal (Fixed in Dec.'14 Committee meeting)	I/F improvement(HS533/HS667) Inline encryption(HCI) CQ improvement(HCI) HS400 tuning

UFS				
Ver.	1.0/1.1	2.0	2.1	x.x
Standard	JESD220 / 220A	JESD220B	tbd	tbd
Publication	Feb.'11 / Jun.'12 (done)	Sep.'13 (done)	Mar.'16(tbd)	Sep'17(tbd)
Main New feature on consensus list	Initial ver. HS-G2 Single-lane support M-PHY2.0 / UniPro1.41	HS-G3 support Multi-lane support M-PHY3.0 / UniPro1.6 Power-Up/down sequence etc.	Editorial change Minor change	UFS Lite - Remove LCC feature - Remove PWM-G2-4 - Relax the timing, etc, UFS Card
Main Proposal Under discussion	n/a	n/a	Inline encryption(HCI) Multiple LU(8->32) etc.	HS-G4Bx2 New topology etc.

Memory I/F Trend on Mobile Application ❖ Toshiba estimation


UFS memory will be applied to **High-tier smartphone** in **2015**. After that in Mid/Low-tier area, UFS will replace e-MMC memory step-by-step in 2016 or later.

Application	OS	Memory	2015	2016	2017	
	Android Windows BlackBerry	Storage	I/F	e-MMC V5.1	V5.1	V5.x
			Density	UFS V2.0	V2.0/2.1	V2.1
		Removable Card	16GB-128GB	32GB-128GB	64GB-256GB	
		DRAM	SD2.0 / 3.0 / 4.0 (UHS)	SD2.0 / 3.0 / 4.0 (UHS)	SD3.0 / 4.0 (UHS)	
			LPDDR3 / LPDDR4	LPDDR3 / LPDDR4	LPDDR4	
	Android Windows BlackBerry	Storage	I/F	e-MMC V5.1	V5.1	V5.x
			Density	UFS	V2.0/2.1	V2.1
		Removable Card	8GB-32GB	16GB-64GB	32GB-128GB	
		DRAM	SD2.0 / 3.0 / 4.0 (UHS)	SD2.0 / 3.0 / 4.0 (UHS)	SD3.0 / 4.0 (UHS)	
			LPDDR3 / LPDDR4	LPDDR3 / LPDDR4	LPDDR4	
	Android Windows BlackBerry	Storage	I/F	e-MMC V5.0/5.1	V5.1	V5.x
			Density	UFS		V2.1
		Removable Card	4-16GB	8-32GB	16GB-64GB	
		DRAM	SD2.0 / 3.0 / 4.0 (UHS)	SD2.0 / 3.0 / 4.0 (UHS)	SD3.0 / 4.0 (UHS)	
			LPDDR3	LPDDR3	LPDDR3/LPDDR4	
	Android Windows	Storage	I/F	e-MMC V5.1	V5.1	V5.x
			Density	UFS	V2.0/2.1	V2.1
		Removable Card	16-128GB	32-256GB	64GB-256GB	
		DRAM	SD2.0 / 3.0 / 4.0 (UHS)	SD2.0 / 3.0 / 4.0 (UHS)	SD3.0 / 4.0 (UHS)	
			LPDDR3 / LPDDR4	LPDDR4 / DDR4?	LPDDR4 / DDR4?	

Comparison : UFS vs. e-MMC





Comparison : UFS vs. e-MMC(1)



Embedded controller solution can provide better Raw NAND Management.


Comparison : UFS vs. e-MMC(2)

e-MMC features Parallel I/F which has **a restriction for further performance improvement beyond HS400(400bps)**. Meanwhile, UFS features high-speed serial I/F which maintains a performance scalability to extend in the future.

		e-MMC	UFS
Year		Since 2007	Market adoption started in 2015
I/F	Architecture	<p>MMC I/F (Bus, Parallel I/F)</p> 	<p>UFS I/F (Serial I/F)</p> 
	Speed	400Mbps (=400MB/s, Ver.5.0) *Restricted for further improvement	5.8Gbps x 2 Lanes (=1160MB/s, Ver.2.0)
	Pin count	11 (8 I/O and 3 control)	6 (4 I/O and 2 control) or 10 (in case of 2 lanes)
	Signal amp.	1.8V or 1.2V	400mVp-p
	Duplex	Half (In serial to send and/or receive the data)	Full (Simultaneously to send and receive the data.)
Command Queue		Supported from Ver.5.1	Support
Command Set		MMC	SCSI

Comparison : UFS vs. e-MMC(3) Data transfer


Host Device



e-MMC **UFS**
 (w/ Command Queuing)


	e-MMC	UFS
Queuing	Not available	Available
Response	After Command-Receive	After Command-Execution
Transfer unit [Byte]	512	4KB – 32KB
Timing for Data Transfer	DAT0 line is High	After receive of Ready to Transfer
Notice for finish of Command-Execution	Write: DAT0 line becomes High Read: n/a	Send the response

Host (TX) (RX) Device (TX) (RX) Host




Comparison : UFS vs. e-MMC LU/Partition

e-MMC



UFS




***Each configurable partition and LU can be set as enhanced memory**

Comparison : UFS vs. e-MMC(5) Protocol-1


Multi task on UFS memory

UFS can make the difference on Multi Task access from the host.




SoC		UFS	e-MMC
Multi Core SoC & Multi Task	Issue multiple command	Multi task will be executed in parallel.	Handled by sequential.
Command(CMD) Queue	Add Task No./ID to each command	Task reorder will be implemented.	There are only simple rule for Task reorder.
Simultaneous NAND Access	Reduce idle time on SoC side	Intelligent memory controller can simultaneously access to each NAND Flash.	Access will sequentially happen to each NAND Flash.

eMMC (Half duplex and Packed CMD)




UFS (Full duplex and Command Queuing)



Comparison : UFS vs. e-MMC(6) Protocol-2


e-MMC (Legacy) : Push-car type

- Luggage have to be carried one by one.
- 2nd luggage cannot be carried until push car comes back.




e-MMC (Packed Command) : Truck type

- Many luggage can be delivered at once.
- Efficiency is not so good.
- Only same kind of luggage can be delivered.
- 2nd batch cannot be carried until truck returns.



UFS (Command Queuing) : Belt-conveyor type

- Many luggage can be delivered at once.
- Operator just can put on the belt.
- There are 2 belts (i.e. Receiver and Transfer lane)
(Only 1 belt can be used in the case of e-MMC.)
- Many operators can simultaneously work (i.e. Multi Task)



Package signal assignment (Top view)

Toshiba UFS will NOT use these pins.

2nd lane

Reserved for Chain Topology

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	NC	NC	VDDiQ	VCCQ	VCCQ	VCCQ2	VCCQ2	VDDiQ2	VDDi	CPOUT1	C-	C+	NC	NC
B	NC	VSS	RFU	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	CPOUT2	VSS	VSS	RFU	NC
C	VSS	VSS	VSS	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	RFU	VSS	VSS	RFU	RFU
D	DIN1_t	DIN1_c	VSS	Index								VSS	VSS	VSS
E	VSS	VSS	VSS		VCCQ	VSF1	VSF2	VCC	VSF3	VSF4		VSS	RFU	RFU
F	DINO_t	DINO_c	VSS		VCCQ					VSF5		VSS	VSS	VSS
G	VSS	VSS	VSS		VSF6	UFS2.0				VSS		VSS	RFU	RFU
H	REF_CLK	RST_n	VSS		VSS								VSS	
J	VSS	VSS	VSS		VSS					VSF7		VSS	RFU	RFU
K	DOU0_c	DOU0_t	VSS		VSS	VCCQ2	VCCQ2	VCC	NC	VSF8		VSS	VSS	VSS
L	VSS	VSS	VSS									VSS	RFU	RFU
M	DOU1_c	DOU1_t	VSS	VSS	VSS	RFU	RFU	NC	NC	RFU	NC	VSS	VSS	VSS
N	NC	VSS	VSS	VSS	VSS	RFU	RFU	VCC	VCC	RFU	VSS	VSS	RFU	NC
P	NC	NC	RFU	VSS	VSS	RFU	RFU	VCC	VCC	VSF9	VSS	VSS	NC	NC

A	NC	NC	DAT0	DAT1	DAT2	RFU	RFU	NC	NC	NC	NC	NC	NC	NC
B	NC	DAT3	DAT4	DAT5	DAT6	DAT7	NC	NC	NC	NC	NC	NC	NC	NC
C	NC	VDDi	NC	VssQ	NC	VccQ	NC	NC	NC	NC	NC	NC	NC	NC
D	NC	NC	NC	Index								NC	NC	NC
E	NC	NC	NC		RFU	VCC	VSS	RFU	VSF1	VSF2		NC	NC	NC
F	NC	NC	NC		VCC					VSF3		NC	NC	NC
G	NC	NC	RFU		VSS	e-MMC				RFU		NC	NC	NC
H	NC	NC	NC		VSF4								VSS	
J	NC	NC	NC		VSF5					VCC		NC	NC	NC
K	NC	NC	NC		RST_n	VSF6	VSF7	VSS	VCC	VSF8		NC	NC	NC
L	NC	NC	NC									NC	NC	NC
M	NC	NC	NC	VccQ	CMD	CLK	NC	NC	NC	NC	NC	NC	NC	NC
N	NC	VssQ	NC	VccQ	VssQ	NC	NC	NC	NC	NC	NC	NC	NC	NC
P	NC	NC	VccQ	VssQ	VccQ	VssQ	RFU	NC	NC	VSF9	NC	NC	NC	NC

Chain Topology Image

Host

UFS

UFS

Point to Point Image

Host

UFS UFS

Toshiba Gen.3 UFS2.0 pin out & debugging pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	NC	NC	VDDiQ	VCCQ	VCCQ	VCCQ2	VCCQ2	VDDiQ2	VDDi	CPOUT1	C-	C+	NC	NC
B	NC	VSS	RFU	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	CPOUT2	VSS	VSS	RFU	NC
C	VSS	VSS	VSS	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	RFU	VSS	VSS	RFU	RFU
D	DIN1_t	DIN1_c	VSS	Index								VSS	VSS	VSS
E	VSS	VSS	VSS		VCCQ	VSF1	VSF2	VCC	VSF3	VSF4		VSS	RFU	RFU
F	DINO_t	DINO_c	VSS		VCCQ					VSF5		VSS	VSS	VSS
G	VSS	VSS	VSS		VSF6					VSS		VSS	RFU	RFU
H	REF_CLK	RST_n	VSS		VSS					VSS		VSS	VSS	VSS
J	VSS	VSS	VSS		VSS					VSF7		VSS	RFU	RFU
K	DOUT0_c	DOUT0_t	VSS		VSS	VCCQ2	VCCQ2	VCC	NC	VSF8		VSS	VSS	VSS
L	VSS	VSS	VSS									VSS	RFU	RFU
M	DOUT1_c	DOUT1_t	VSS	VSS	VSS	RFU	RFU	NC	NC	RFU	NC	VSS	VSS	VSS
N	NC	VSS	VSS	VSS	VSS	RFU	RFU	VCC	VCC	RFU	VSS	VSS	RFU	NC
P	NC	NC	RFU	VSS	VSS	RFU	RFU	VCC	VCC	VSF9	VSS	VSS	NC	NC

Debug Signal pin
8pin

Top View

Toshiba Gen.4 UFS2.0 pin out & debugging pin


	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	NC	NC	VDDiQ	VCCQ	VCCQ	VCCQ2	VCCQ2	VDDiQ2	VDDi	CPOUT1	C-	C+	NC	NC
B	NC	VSS	RFU	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	CPOUT2	VSS	VSS	RFU	NC
C	VSS	VSS	VSS	VCCQ	VCCQ	VCCQ2	VCCQ2	VCC	VCC	RFU	VSS	VSS	RFU	RFU
D	DIN1_t	DIN1_c	VSS	Index								VSS	VSS	VSS
E	VSS	VSS	VSS		VCCQ	VSF1	VSF2	VCC	VSF3	VSF4		VSS	RFU	RFU
F	DINO_t	DINO_c	VSS		VCCQ					VSF5		VSS	VSS	VSS
G	VSS	VSS	VSS		VSF6					VSS		VSS	RFU	RFU
H	REF_CLK	RST_n	VSS		VSS					VSS		VSS	VSS	VSS
J	VSS	VSS	VSS		VSS					VSF7		VSS	RFU	RFU
K	DOUT0_c	DOUT0_t	VSS		VSS	VCCQ2	VCCQ2	VCC	NC	VSF8		VSS	VSS	VSS
L	VSS	VSS	VSS									VSS	RFU	RFU
M	DOUT1_c	DOUT1_t	VSS	VSS	VSS	RFU	RFU	NC	NC	RFU	NC	VSS	VSS	VSS
N	NC	VSS	VSS	VSS	VSS	RFU	RFU	VCC	VCC	RFU	VSS	VSS	RFU	NC
P	NC	NC	RFU	VSS	VSS	RFU	RFU	VCC	VCC	VSF9	VSS	VSS	NC	NC

Debug Signal pin
2pin

Top View

Recommended System Design

e-MMC




Unused pins treatment

NC	NC or GND	RFU	NC
----	-----------	-----	----

*1: Please refer to JESD84-B50, Table 179 - Capacitance, about recommended values of resistances.
 *2: RST_n might be NC or connected to GND when it is not used. DAT4 - DAT7 should be NC in 4 bit mode.
 *3: DS should be left floating in case of not using HS400.

UFS



Unused pins treatment

VDDi	NC	VSFn/RFU	NC(=Floating)
VDDiQ	NC	C+/C-	NC or GND
NC	NC or GND	CPOUT1/2	NC or GND


*1: If some of DINn_t/c or DOUTn_t/c are not used, the DINn_t/c is recommended to be connected to GND and DOUTn_t/c is recommended to be left floating.
 *2: Optional feature. Some host would like not to use it because Power-on write protection will be released with this.
 *3: Mandate feature. REF_CLK shall always be required when the device is in HS-mode.

1.2V amplitude is required.

4pin for 1lane
8pin for 2lane

Block diagram : Toshiba 15nm UFS


Toshiba "Gen.3" UFS Ver.2.0, 3 power rail



Pin name	VDDiQ2
Apply to	M-PHY
Typical	2.2uF
min.	0.7uF
max.	2.4uF

PMIC for	Required Max. current
VCC (3.3V)	750mA
VCCQ2 (1.8V)	450mA
VCCQ (1.2V)	450mA

Toshiba "Gen.4" UFS Ver.2.0, 2 power rail




REF_CLK and RST_n still needs 1.2V signals even for Toshiba Gen.4 UFS.

Pin name	VDDiQ2
Apply to	M-PHY
Typical	2.2uF
min.	0.7uF
max.	2.4uF

PMIC for	Required Max. current
VCC (3.3V)	600mA
VCCQ2 (1.8V)	700mA
VCCQ (1.2V)	N/A


Please prepare the suitable VDDiQ2(Cap.) and LDO (PMIC) accordingly

UFS architecture




UFS protocol layer structure

- **UFS adopts protocol stack architecture like OSI reference model**
 - Layer 1: M-PHYSM, which is defined by MIPI
 - Layer 1.5-4: UniProSM, which is defined by MIPI
 - Layer 5-7: UFS, which is defined by JEDEC
- **UFS specification defines 3 command types**
 - Basic command (SCSI only in v2.0): Handled by UCS (Read/Write, etc.)
 - Task Management Request: Handled by Task Manager (abort/cancel task, etc.)
 - Query Request: Handled by Device Manager (access to descriptor, etc.)



Host/Device Connection image

- Both host and device have same protocol stack under UFS layer
- Host application accesses to device through UFS Host Controller Interface (UFS HCI)
 - UFS HCI is also standardized by JEDEC



UFS data flow image in host controller

SCSI command example

Bit	7	6	5	4	3	2	1	0
Byte								
0	OPERATION CODE (12h)							
1	Reserved						Obsolete	EVPD
2	PAGE CODE							
3	(MSB)	ALLOCATION LENGTH						(LSB)
4								
5	CONTROL							


SCSI

UTP layer data example

Command UPIU			
xx00 0001b	Flags	LUN	Task Tag
Command Set Type	Reserved	Reserved	Reserved
Total EHS Length	Reserved	Data Segment Length	
Expected Data Transfer Length			
CDB[0]	CDB[1]	CDB[2]	CDB[3]
CDB[4]	CDB[5]	CDB[6]	CDB[7]
CDB[8]	CDB[9]	CDB[10]	CDB[11]
CDB[12]	CDB[13]	CDB[14]	CDB[15]
Header E2ECRC (omit if HD=0)			


UFS

UniPro data format image



UniProSM

UniPro symbol image



M-PHYSM

SCSI Command

UPIU
SCSI Command

T_SDU

Divide Message & add L4 header

T_PDU T_PDU ... T_PDU

Add L3 header
 Add L2 header & footer
 Divide data & add L1.5 flag

Symbol Symbol ... Symbol

8b10b encoding



Toshiba UFS latest roadmap



Toshiba UFS Ver.2.0 memory roadmap

Density	2015				2016			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
16GB (128Gb)								<div style="border: 2px solid green; border-radius: 15px; padding: 10px; text-align: center;"> New Gen. 11.5x13 ES : 3Q'16 CS : 4Q'16 </div>
32GB (256Gb)		<div style="border: 1px solid blue; border-radius: 10px; padding: 5px; width: fit-content;"> 15nm 64Gb 11.5x13x1.0 ES : n/a CS : Now </div>						
64GB (512Gb)		<div style="border: 1px solid blue; border-radius: 10px; padding: 5px; width: fit-content;"> 15nm 64Gb 11.5x13x1.0 ES : n/a CS : Now </div>				<div style="border: 1px solid red; border-radius: 10px; padding: 5px; width: fit-content;"> 15nm 128Gb 11.5x13x1.0 CS1 : E/Dec. </div>		
128GB (1024Gb)					<div style="border: 1px solid red; border-radius: 10px; padding: 5px; width: fit-content;"> 15nm 128Gb 11.5x13x1.0 CS1 : E/Dec. </div>			
256GB (2048Gb)	<div style="background-color: blue; color: white; padding: 5px; text-align: center;"> 3rd controller (Gen.3) HS-G3x2 </div>			<div style="background-color: red; color: white; padding: 5px; text-align: center;"> 4th controller (Gen.4) HS-G3x2 </div>			<div style="background-color: green; color: white; padding: 5px; text-align: center;"> 5th controller (Gen.5) HS-G3x2 </div>	

NAND die
 Package Size
 ES Schedule
 CS Schedule



Note : This roadmap is subject to change without notice and does not include EOL schedule.

Toshiba UFS Performance data


This data is subject to change without notice.

A


UFS Ver.				Ver.2.0				Ver.2.0(2.1)							
Power mode				HS-G3B											
Controller Generation				Gen.3				Gen.4							
NAND Chip				15nm 64Gb				15nm 64Gb		15nm 128Gb					
Density & Interleave				32GB (4-Int.)		64GB (8-Int.)		32GB (4-Int.)		64GB (4-Int.)		128GB (4-Int.)			
Package (BGA)				11.5x13x1.0		11.5x13x1.2		11.5x13x1.0							
CS schedule				Now		Now		12/E		12/E		11/E(CS0)			
# of lane				1		2		1		2		1		2	
Performance	Sequential [MB/s]	QD:2 (FUA=0)	512KB chunk	Read	470	520	470	520	525	610	525	610	525	610	
				Write	135	135	165	170	153	153	153	153	153	153	
			Normal	180	180	180	180	285	285	285	285	285	285		
			Enhanced	440	480	440	480	520	610	520	610	520	610		
	Random [IOps]	QD:8	4KB chunk	Read	23K	23K	30K	30K	25K	25K	25K	25K	25K	25K	
				Write	7.0K	7.0K	7.2K	7.2K	15K	15K	15K	15K	15K	15K	
			Cache-on	4.0K	4.0K	4.0K	4.0K	2.3K	2.3K	2.3K	2.3K	2.3K	2.3K		
			Cache-off	4.0K	4.0K	4.0K	4.0K	2.3K	2.3K	2.3K	2.3K	2.3K	2.3K		
Average Current/Power	Read	400MB chunk	IccQ [mA]	165	180	155	170	-	-	-	-	-	-		
			IccQ2 [mA]	130	175	150	200	325	380	325	380	335	395		
			Icc [mA]	75	80	75	85	70	80	70	80	70	80		
			Power [mW]	680	800	710	850	820	950	820	950	840	980		
	Write	400MB chunk	IccQ [mA]	130	135	135	140	-	-	-	-	-	-		
			IccQ2 [mA]	60	95	75	110	220	280	220	280	230	300		
			Icc [mA]	100	100	155	155	105	105	120	120	120	120		
			Power [mW]	600	670	810	880	750	860	800	900	810	940		
Idle Current / Power (Typical), Recovery=2ms	VCC = 3.3V, VCCQ = 1.2V VCCQ2=1.8V, Ta = RT			IccQ [uA]	420		420		-		-		-		
	IccQ2 [uA]	40		50		240		245		265					
	Icc [uA]	80		160		85		85		165					
	Power [mW]	0.84		1.12		0.71		0.72		1.02					
Sleep Current / Power (Typical), Recovery=20ms	VCC = 0V, VCCQ = 1.2V VCCQ2=1.8V, Ta = RT			IccQ [uA]	420		420		-		-		-		
	IccQ2 [uA]	30		35		230		230		240					
	Icc [uA]	0		0		0		0		0					
	Power [mW]	0.56		0.57		0.41		0.41		0.43					
Peak Current (Typical)	VCC = 3.6V, VCCQ = 1.3V VCCQ2 = 1.95V, Ta = RT			5us window				5us window							
	IccQ [mA]	305		320		295		310		-		-			
	IccQ2 [mA]	180		215		205		240		400		450			
Icc [mA]	315		325		465		465		350		360				
PeakCurrent Worst (Worst)	VCC = 3.6V, VCCQ = 1.3V VCCQ2= 1.95V, Ta = HT			5us window				5us window							
	IccQ [mA]	405		420		400		410		-		-			
	IccQ2 [mA]	190		225		215		250		600		650			
Icc [mA]	370		373		530		550		450		460				
Icc [mA]	500		500		560		570		500		500				

32GB e-MMC/UFS Performance/Power (incl. Target value)





Sequential performance



Random performance




Power consumption



e-MMC Ver.5.1 : HS400 mode
 UFS Ver.2.0 : HS-G3Bx1lane

This information is subject to change w/o notice.

Toshiba e-MMC latest roadmap



e-MMC™ Roadmap

e-MMC™
Supreme

e-MMC™
Premium

NAND Gen.
Package Size
CS Schedule

Seq.W [MB/s]

M1CCL02-082

Oct., 2015

TOSHIBA

Density	MP	2015				2016		
		Q1	Q2	Q3	Q4	Q1	Q2	Q3
4GB	A19nm 32Gb 11x10x0.8 11.5x13x0.8					15nm 32Gb 11.5x13x0.8 11x10x0.8 E/Dec.		
8GB	15nm 64Gb 11.5x13x0.8		15nm 64Gb 11.5x13x0.8 Now					
16GB	15nm 64Gb 11.5x13x0.8	15nm 64Gb 11.5x13x0.8 Now						Next Gen. e-MMC™ (TBD)
	15nm 128Gb 11.5x13x0.8		15nm 128Gb 11.5x13x0.8 Now					
32GB	15nm 64Gb 11.5x13x1.0	15nm 64Gb 11.5x13x1.0 Now						
	15nm 128Gb 11.5x13x0.8		15nm 128Gb 11.5x13x0.8 Now					
64GB	15nm 128Gb 11.5x13x1.0		15nm 128Gb 11.5x13x1.0 Now					
	15nm 128Gb 11.5x13x1.0							
128GB	15nm 128Gb 11.5x13x1.2		15nm 128Gb 11.5x13x1.2 Now					
	15nm 128Gb 11.5x13x1.2							

V5.1

V5.1 with CQ

Supreme+ : Exclusively for 15nm 64GB (64Gb) device only
 4GB : V5.0 devices
 Note : This roadmap is subject to change without notice.

TOSHIBA CONFIDENTIAL

© 2015 Toshiba Corporation

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

TOSHIBA

Leading Innovation >>>